

10/014949 Pro  
10/26/01  
10/26/01

JTC1020  
S/CS

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application

A  
N

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10014949	10/26/2001	257	25	2811	S RAO

\*\*APPLICANTS: Yamamoto Makoto; Iwabuchi Akio;

\*\*CONTINUING DATA VERIFIED:

\*\* FOREIGN APPLICATIONS VERIFIED:

JAPAN P2001-128187 04/25/2001

PG-PUB  DO NOT PUBLISH

RESCIND

Foreign priority claimed

yes  no

ATTORNEY DOCKET NO

35 USC 119 conditions met

yes  no

44471-265522 (13700)

Verified and Acknowledged Examiners initials

TITLE : Lateral transistor having graded base region, semiconductor integrated circuit and fabrication method thereof

U.S. DEPT. OF COMM./PAT. & TM-PTO-436L(Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs.Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		Application Examiner		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

DISK (CRF)

CD-ROM  
(Attached in pocket on right inside flap)